Integrated new Algos (#224)
- Added XLT v5/9 with autodetect(algo: "cryptonight", variant: "xtl" (autodetect), "xtlv9" (force v9)) - Added cn-lite variant UPX/uPlexa (algo: "cryptonight-lite", variant "upx") - Added force-pow-variant parameter to force usage of the variant from the config and skip parsing of pow/variant from job/pool
This commit is contained in:
parent
d36797d696
commit
1273e45e46
30 changed files with 3372 additions and 52 deletions
|
@ -6,11 +6,18 @@ PUBLIC cnv2_mainloop_ivybridge_asm
|
|||
PUBLIC cnv2_mainloop_ryzen_asm
|
||||
PUBLIC cnv2_mainloop_bulldozer_asm
|
||||
PUBLIC cnv2_double_mainloop_sandybridge_asm
|
||||
PUBLIC cn_fast2_mainloop_ivybridge_asm
|
||||
PUBLIC cn_fast2_mainloop_ryzen_asm
|
||||
PUBLIC cn_fast2_mainloop_bulldozer_asm
|
||||
PUBLIC cn_fast2_double_mainloop_sandybridge_asm
|
||||
PUBLIC cn_liteupx_mainloop_sandybridge_asm
|
||||
|
||||
PUBLIC cnv1_mainloop_soft_aes_sandybridge_asm
|
||||
PUBLIC cn_litev1_mainloop_soft_aes_sandybridge_asm
|
||||
PUBLIC cn_fast_mainloop_soft_aes_sandybridge_asm
|
||||
PUBLIC cnv2_mainloop_soft_aes_sandybridge_asm
|
||||
PUBLIC cn_fast2_mainloop_soft_aes_sandybridge_asm
|
||||
PUBLIC cn_liteupx_mainloop_soft_aes_sandybridge_asm
|
||||
|
||||
ALIGN 64
|
||||
cnv1_mainloop_sandybridge_asm PROC
|
||||
|
@ -54,6 +61,36 @@ cnv2_double_mainloop_sandybridge_asm PROC
|
|||
ret 0
|
||||
cnv2_double_mainloop_sandybridge_asm ENDP
|
||||
|
||||
ALIGN 64
|
||||
cn_fast2_mainloop_ivybridge_asm PROC
|
||||
INCLUDE cn_fast2_main_loop_ivybridge.inc
|
||||
ret 0
|
||||
cn_fast2_mainloop_ivybridge_asm ENDP
|
||||
|
||||
ALIGN 64
|
||||
cn_fast2_mainloop_ryzen_asm PROC
|
||||
INCLUDE cn_fast2_main_loop_ryzen.inc
|
||||
ret 0
|
||||
cn_fast2_mainloop_ryzen_asm ENDP
|
||||
|
||||
ALIGN 64
|
||||
cn_fast2_mainloop_bulldozer_asm PROC
|
||||
INCLUDE cn_fast2_main_loop_bulldozer.inc
|
||||
ret 0
|
||||
cn_fast2_mainloop_bulldozer_asm ENDP
|
||||
|
||||
ALIGN 64
|
||||
cn_fast2_double_mainloop_sandybridge_asm PROC
|
||||
INCLUDE cn_fast2_double_main_loop_sandybridge.inc
|
||||
ret 0
|
||||
cn_fast2_double_mainloop_sandybridge_asm ENDP
|
||||
|
||||
ALIGN 64
|
||||
cn_liteupx_mainloop_sandybridge_asm PROC
|
||||
INCLUDE cn_liteupx_mainloop_sandybridge.inc
|
||||
ret 0
|
||||
cn_liteupx_mainloop_sandybridge_asm ENDP
|
||||
|
||||
ALIGN 64
|
||||
cnv1_mainloop_soft_aes_sandybridge_asm PROC
|
||||
INCLUDE cnv1_mainloop_soft_aes_sandybridge.inc
|
||||
|
@ -78,5 +115,17 @@ cnv2_mainloop_soft_aes_sandybridge_asm PROC
|
|||
ret 0
|
||||
cnv2_mainloop_soft_aes_sandybridge_asm ENDP
|
||||
|
||||
ALIGN 64
|
||||
cn_fast2_mainloop_soft_aes_sandybridge_asm PROC
|
||||
INCLUDE cn_fast2_mainloop_soft_aes_sandybridge.inc
|
||||
ret 0
|
||||
cn_fast2_mainloop_soft_aes_sandybridge_asm ENDP
|
||||
|
||||
_TEXT_CN_MAINLOOP ENDS
|
||||
END
|
||||
END
|
||||
|
||||
ALIGN 64
|
||||
cn_liteupx_mainloop_soft_aes_sandybridge_asm PROC
|
||||
INCLUDE cn_liteupx_mainloop_soft_aes_sandybridge.inc
|
||||
ret 0
|
||||
cn_liteupx_mainloop_soft_aes_sandybridge_asm ENDP
|
Loading…
Add table
Add a link
Reference in a new issue