fzorb/REDACTED-rig
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Integrated cryptonight-ultralite + optimizations (#226)

Browse source 
* Integrated cryptonight-ultralite + optimizations
This commit is contained in:
Ben Gräf 2019-01-13 14:40:11 +00:00 • committed by GitHub
parent b101db98aa
commit 4c995ea443
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
29 changed files with 2788 additions and 137 deletions
Download patch file Download diff file Expand all files Collapse all files

35
src/crypto/asm/win/cn_main_loop.asm
View file

@ -11,6 +11,10 @@ PUBLIC cn_fastv2_mainloop_ryzen_asm
PUBLIC cn_fastv2_mainloop_bulldozer_asm
PUBLIC cn_fastv2_double_mainloop_sandybridge_asm
PUBLIC cn_liteupx_mainloop_sandybridge_asm
PUBLIC cn_ultralitev2_mainloop_ivybridge_asm
PUBLIC cn_ultralitev2_mainloop_ryzen_asm
PUBLIC cn_ultralitev2_mainloop_bulldozer_asm
PUBLIC cn_ultralitev2_double_mainloop_sandybridge_asm
PUBLIC cnv1_mainloop_soft_aes_sandybridge_asm
PUBLIC cn_litev1_mainloop_soft_aes_sandybridge_asm
@ -18,6 +22,7 @@ PUBLIC cn_fast_mainloop_soft_aes_sandybridge_asm
PUBLIC cnv2_mainloop_soft_aes_sandybridge_asm
PUBLIC cn_fastv2_mainloop_soft_aes_sandybridge_asm
PUBLIC cn_liteupx_mainloop_soft_aes_sandybridge_asm
PUBLIC cn_ultralitev2_mainloop_soft_aes_sandybridge_asm
ALIGN 64
cnv1_mainloop_sandybridge_asm PROC
@ -91,6 +96,30 @@ cn_liteupx_mainloop_sandybridge_asm PROC
ret 0
cn_liteupx_mainloop_sandybridge_asm ENDP
ALIGN 64
cn_ultralitev2_mainloop_ivybridge_asm PROC
INCLUDE cn_ultralitev2_main_loop_ivybridge.inc
ret 0
cn_ultralitev2_mainloop_ivybridge_asm ENDP
ALIGN 64
cn_ultralitev2_mainloop_ryzen_asm PROC
INCLUDE cn_ultralitev2_main_loop_ryzen.inc
ret 0
cn_ultralitev2_mainloop_ryzen_asm ENDP
ALIGN 64
cn_ultralitev2_mainloop_bulldozer_asm PROC
INCLUDE cn_ultralitev2_main_loop_bulldozer.inc
ret 0
cn_ultralitev2_mainloop_bulldozer_asm ENDP
ALIGN 64
cn_ultralitev2_double_mainloop_sandybridge_asm PROC
INCLUDE cn_ultralitev2_double_main_loop_sandybridge.inc
ret 0
cn_ultralitev2_double_mainloop_sandybridge_asm ENDP
ALIGN 64
cnv1_mainloop_soft_aes_sandybridge_asm PROC
INCLUDE cnv1_mainloop_soft_aes_sandybridge.inc
@ -127,5 +156,11 @@ cn_liteupx_mainloop_soft_aes_sandybridge_asm PROC
ret 0
cn_liteupx_mainloop_soft_aes_sandybridge_asm ENDP
ALIGN 64
cn_ultralitev2_mainloop_soft_aes_sandybridge_asm PROC
INCLUDE cn_ultralitev2_mainloop_soft_aes_sandybridge.inc
ret 0
cn_ultralitev2_mainloop_soft_aes_sandybridge_asm ENDP
_TEXT_CN_MAINLOOP ENDS
END