fzorb/REDACTED-rig
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Added possibility to set variant by proxy (#79)

Browse source 
Added fix for wrong cpu cache detection
This commit is contained in:
Ben Gräf 2018-03-28 12:40:33 +02:00 • committed by GitHub
parent b13113b786
commit a9e3024b9c
4 changed files with 35 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

8
src/Cpu_cpuid.cpp
View file

@ -59,7 +59,13 @@ void CpuImpl::initCommon()
m_l2_cache = data.l2_cache * (m_totalCores / 2) * m_sockets;
m_l2_exclusive = true;
}
else {
// Workaround for Intel Pentium Dual-Core, Core Duo, Core 2 Duo, Core 2 Quad and their Xeon homologue
// These processors have L2 cache shared by 2 cores.
else if (data.vendor == VENDOR_INTEL && data.ext_family == 0x06 && (data.ext_model == 0x0E || data.ext_model == 0x0F || data.ext_model == 0x17)) {
int l2_count_per_socket = m_totalCores > 1 ? m_totalCores / 2 : 1;
m_l2_cache = data.l2_cache > 0 ? data.l2_cache * l2_count_per_socket * m_sockets : 0;
}
else{
m_l2_cache = data.l2_cache > 0 ? data.l2_cache * m_totalCores * m_sockets : 0;
}